

FIG. 1




FIG. 2




FIG. 3




FIG. 4A




FIG. 4B




FIG. 4C

FIG. 4

The diagram illustrates a two-stage parallel processing system. An input signal A is fed into a block labeled $SR-A$ (541). The output of $SR-A$ is split into two paths, each labeled with a '1' and a handwritten 531 and 532 respectively. These paths lead to two parallel processing units, PU Stage 1 and PU Stage 2. PU Stage 1 receives an additional input a_i and produces multiple outputs (indicated by multiple arrows) that pass through a shaded vertical block (561) before entering PU Stage 2. PU Stage 2 receives an additional input a_{i+1} and produces multiple outputs. These outputs are fed into a series of feedback blocks: $SR-TC$ (551), $SR-TS$ (553), $SR-p$, and $SR-B$ (545). The outputs of these feedback blocks are then fed back into the inputs of PU Stage 1 and PU Stage 2. A handwritten 543 points to the input of $SR-B$. The final outputs of the system are labeled TC and TS .

FIG. 5

Figure 6 is a block diagram of a 3-stage parallel adder. The diagram shows three stages of Dual-field Adders (611, 612, 613) and (614, 615, 616) arranged in two rows. Each stage takes inputs from the previous stage and produces outputs for the next stage. A Local Control block (630) is connected to the adders. A Shift & Alignment Layer (670) is at the bottom. Handwritten annotations include '601' with an arrow, '682' with a bracket, and '680'.

FIG. 6




FIG. 7A




FIG. 7B

FIGS. 7A-7B




FIG. 8




FIG. 10




FIG. 11A




FIG. 11B

FIG. 11